These latencies should include register access (nominally 1 clock cycle). Compilers work very hard to keep things in registers and it's nice to know the relative benefit of register vs L1.